

AMENDMENT

(amendment under the provision of Article 11)

5 To : The Commissioner of Patent Office Esq.

1 . Indication of International Application : PCT/JP03/07676

2. Applicant

name : NEC Corporation

address : 7-1, Shiba 5-chome, Minato-ku, Tokyo, 108-8001, Japan

10 nationality : Japan

residence : Japan

3. Attorney :

name (6401) : Patent Attorney : HAMADA Haruo (seal)

15 address : Wisdom House, 4-12, Minami-Aoyama 3-chome,
Minato-ku, Tokyo 107-0062 Japan

4. Object of the Amendment

claims

20

5. Contents of the Amendment

(1) To delete claim 1 (on page 33) to claim 35 (on page 39)

(2) To add claim 36 (on page 39/1) to claim 89 (on 39/10)

6. List of the Attachments

25 Claims (pages 33 to 39) and claims (on pages 39/1 39/10)

AMENDMENT

1. (deleted)

2. (deleted)

3. (deleted)

4. (deleted)

5. (deleted)

6. (deleted)

7. (deleted)

8. (deleted)

9. (deleted)

10. (deleted)

11. (deleted)

12. (deleted)

13. (deleted)

14. (deleted)

15. (deleted)

16. (deleted)

17. (deleted)

18. (deleted)

19. (deleted)

20. (deleted)

21. (deleted)

22. (deleted)

23. (deleted)

24. (deleted)

25. (deleted)

26. (deleted)

27. (deleted)

28. (deleted)

29. (deleted)

30. (deleted)

31. (deleted)

32. (deleted)

33. (deleted)

34. (deleted)

35. (deleted)

36. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:
 said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer, and a third layer is in contact with said second layer;
 said second metal layer comprises a metal material having a higher melting point than those of the metal materials in said first metal layer and said third metal layer;
 said third metal layer comprises a metal material having a lower resistivity than those of the metal materials in said first metal layer and said second metal layer;
 said first metal layer comprises any metal material selected from a group comprising Ni, Pt, Pd, $\text{Ni}_z\text{Si}_{1-z}$, $\text{Pt}_z\text{Si}_{1-z}$, $\text{Pd}_z\text{Si}_{1-z}$, $\text{Ni}_z\text{N}_{1-z}$, and $\text{Pd}_z\text{N}_{1-z}$ (where, $0 < z < 1$); and
 said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, $\text{Mo}_x\text{Si}_{1-x}$, $\text{Pt}_x\text{Si}_{1-x}$, $\text{W}_x\text{Si}_{1-x}$, $\text{Ti}_x\text{Si}_{1-x}$, $\text{Ta}_x\text{Si}_{1-x}$, $\text{Mo}_x\text{N}_{1-x}$, W_xN_{1-x} , $\text{Ti}_x\text{N}_{1-x}$, and $\text{Ta}_x\text{N}_{1-x}$ (where, $0 < x < 1$).
37. A semiconductor device according to claim 36, wherein said third metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.
38. A semiconductor device according to claim 36, wherein said first metal material comprises a metal material having a higher work function than that of the metal material in said second metal material.
39. A semiconductor device according to claim 38, wherein said metal layer comprises a metal material having a higher work function than that of the metal material in said third metal layer.
40. A semiconductor device according to claim 36, wherein the melting point of said second metal layer is 1,000°C or higher.
41. A semiconductor device according to claim 36, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
42. A semiconductor device according to claim 41, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate, and a GaN substrate.
43. A semiconductor device according to claim 36, wherein said semiconductor layer

is an $\text{Al}_u\text{Ga}_{1-u}\text{N}$ layer (where, $0 \leq u \leq 1$).

44. A semiconductor device according to claim 36, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.

45. A semiconductor device according to claim 44, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and a GaN compound semiconductor electron supplying layer comprises AlGaN.

46. A semiconductor device according to claim 36, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

47. A semiconductor device according to claim 46, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.

48. A semiconductor device according to claim 36, wherein said semiconductor layer is a n-type GaN channel layer.

49. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer, and a third layer is in contact with said second layer;

said second metal layer comprises a metal material having a higher melting point than those of the metal materials in said first metal layer and said third metal layer;

said third metal layer comprises a metal material having a lower resistivity than those of the metal materials in said first metal layer and said second metal layer;

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_{z1}\text{Si}_{1-z1}$ (where, $0.4 \leq z1 \leq 0.75$), $\text{Pt}_{z2}\text{Si}_{1-z2}$ (where, $0.5 \leq z2 \leq 0.75$), $\text{Pd}_{z3}\text{Si}_{1-z3}$ (where, $0.5 \leq z3 \leq 0.85$), $\text{Ni}_{z4}\text{N}_{1-z4}$ (where, $0.5 \leq z4 \leq 0.85$), and $\text{Pd}_{z5}\text{N}_{1-z5}$ (where, $0.5 \leq z5 \leq 0.85$); and

said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, $\text{Mo}_x\text{Si}_{1-x}$, $\text{Pt}_x\text{Si}_{1-x}$, $\text{W}_x\text{Si}_{1-x}$, $\text{Ti}_x\text{Si}_{1-x}$, $\text{Ta}_x\text{Si}_{1-x}$, $\text{Mo}_x\text{N}_{1-x}$, W_xN_{1-x} ,

$\text{Ti}_x\text{N}_{1-x}$, and $\text{Ta}_x\text{N}_{1-x}$ (where, $0 < x < 1$).

50. A semiconductor device according to claim 49, wherein said third metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

51. A semiconductor device according to claim 49, wherein said first metal layer comprises a metal material having a higher work function than that of the metal material in said second metal layer.

52. A semiconductor device according to claim 51, wherein said first metal layer comprises a metal material having a higher work function than that of the metal material in said third metal layer.

53. A semiconductor device according to claim 49, wherein the melting point of said second metal layer is 1,000°C or higher.

54. A semiconductor device according to claim 49, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.

55. A semiconductor device according to claim 54, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate and a GaN substrate.

56. A semiconductor device according to claim 49, wherein said semiconductor layer is an $\text{Al}_u\text{Ga}_{1-u}\text{N}$ layer (where, $0 \leq u \leq 1$).

57. A semiconductor device according to claim 49, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.

58. A semiconductor device according to claim 57, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and GaN compound semiconductor electron supplying layer comprises AlGaIn.

59. A semiconductor device according to claim 49, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

60. A semiconductor device according to claim 59, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.

61. A semiconductor device according to claim 49, wherein said semiconductor layer is a n-type GaN channel layer.

62. A semiconductor device comprising a semiconductor layer comprising a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material in said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_y\text{N}_{1-y}$ and $\text{Pd}_y\text{N}_{1-y}$ (where, $0 < y < 1$).

63. A semiconductor device according to claim 62, wherein said second metal layer comprises any metal material selected from a group comprising any metal material selected from a group comprising Au, Cu, Al, and Pt.

64. A semiconductor device according to claim 62, wherein said first metal layer has a higher work function than said second metal layer.

65. A semiconductor device according to claim 62, wherein the melting point of said first metal layer is 1,000°C or higher.

66. A semiconductor device according to claim 62, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.

67. A semiconductor device according to claim 66, wherein said substrate comprises any substrate selected from a group a sapphire substrate, a SiC substrate, and a GaN substrate.

68. A semiconductor device according to claim 62, wherein said semiconductor layer is an $\text{Al}_u\text{Ga}_{1-u}\text{N}$ layer (where, $0 \leq u \leq 1$).

69. A semiconductor device according to claim 62, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.

70. A semiconductor device according to claim 69, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and GaN compound semiconductor electron supplying layer comprises AlGaN.

71. A semiconductor device according to claim 62, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.

72. A semiconductor device according to claim 71, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaN.

73. A semiconductor device according to claim 62, wherein said semiconductor layer is a n-type GaN channel layer.

74. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises a metal material having a higher melting point than that of the metal material in said second metal layer;

said second metal layer comprises a metal material having a lower resistivity than that of the metal material of said first metal layer: and

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_{y4}\text{N}_{1-y4}$ and $\text{Pd}_{y5}\text{N}_{1-y5}$ (where, $0.5 \leq y5 \leq 0.85$).

75. A semiconductor device according to claim 74, wherein said second metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

76. A semiconductor device according to claim 74, wherein said first metal layer has a higher work function than said second metal layer.
77. A semiconductor device according to claim 74, wherein the melting point of said first metal layer is 1,000°C or higher.
78. A semiconductor device according to claim 74, wherein said semiconductor layer is formed on a multilayered structure comprising a plurality of compound semiconductor layers formed on a substrate.
79. A semiconductor device according to claim 78, wherein said substrate comprises any substrate selected from a group comprising a sapphire substrate, a SiC substrate, and a GaN substrate.
80. A semiconductor device according to claim 74, wherein said semiconductor layer is an $\text{Al}_u\text{Ga}_{1-u}\text{N}$ layer (where, $0 \leq u \leq 1$).
81. A semiconductor device according to claim 74, wherein said semiconductor layer is a GaN compound semiconductor electron supplying layer formed on a GaN compound semiconductor channel layer.
82. A semiconductor device according to claim 81, wherein said GaN compound semiconductor channel layer comprises a compound semiconductor selected from a group comprising GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaIn.
83. A semiconductor device according to claim 74, wherein said semiconductor layer is a GaN compound semiconductor channel layer formed on a GaN compound semiconductor electron supplying layer.
84. A semiconductor device according to claim 83, wherein said GaN semiconductor channel layer comprises a compound semiconductor selected from GaN and InGaN, and said GaN compound semiconductor electron supplying layer comprises AlGaIn.
85. A semiconductor device according to claim 74, wherein said semiconductor layer is a n-type GaN channel layer.
86. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the

Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer, and a third layer is in contact with said second layer;

said first metal layer comprises any metal material selected from a group comprising Ni, Pt, Pd, $\text{Ni}_z\text{Si}_{1-z}$, $\text{Pt}_z\text{Si}_{1-z}$, $\text{Pd}_z\text{Si}_{1-z}$, $\text{Ni}_z\text{N}_{1-z}$, and $\text{Pd}_z\text{N}_{1-z}$ (where, $0 < z < 1$);

said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, $\text{Mo}_x\text{Si}_{1-x}$, $\text{Pt}_x\text{Si}_{1-x}$, $\text{W}_x\text{Si}_{1-x}$, $\text{Ti}_x\text{Si}_{1-x}$, $\text{Ta}_x\text{Si}_{1-x}$, $\text{Mo}_x\text{N}_{1-x}$, W_xN_{1-x} , $\text{Ti}_x\text{N}_{1-x}$ and $\text{Ta}_x\text{N}_{1-x}$ (where, $0 < x < 1$);

said third metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

87. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_y\text{N}_{1-y}$ and $\text{Pd}_y\text{N}_{1-y}$ (where, $0 < y < 1$); and

said second metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.

88. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer, a second metal layer is in contact with said first metal layer and a third metal layer is in contact with said second metal layer;

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_{z1}\text{Si}_{1-z1}$ (where, $0.4 \leq z1 \leq 0.75$), $\text{Pt}_{z2}\text{Si}_{1-z2}$ (where, $0.5 \leq z2 \leq 0.75$), $\text{Pd}_{z3}\text{Si}_{1-z3}$ (where, $0.5 \leq z3 \leq 0.85$), $\text{Ni}_{z4}\text{N}_{1-z4}$ (where, $0.5 \leq z4 \leq 0.85$), and $\text{Pd}_{z5}\text{N}_{1-z5}$ (where, $0.5 \leq z5 \leq 0.85$);

said second metal layer comprises any metal material selected from a group comprising Mo, W, Ta, $\text{Mo}_x\text{Si}_{1-x}$, $\text{Pt}_x\text{Si}_{1-x}$, $\text{W}_x\text{Si}_{1-x}$, $\text{Ti}_x\text{Si}_{1-x}$, $\text{Ta}_x\text{Si}_{1-x}$, $\text{Mo}_x\text{N}_{1-x}$, W_xN_{1-x} , $\text{Ti}_x\text{N}_{1-x}$, and $\text{Ta}_x\text{N}_{1-x}$ (where, $0 < x < 1$); and

said third metal layer comprises any metal material selected from a group

comprising Au, Cu, Al, and Pt.

89. A semiconductor device comprising a semiconductor layer which comprises a compound semiconductor using $\text{Ga}_v\text{Al}_{1-v}$ (where, $0 \leq v \leq 1$) as a main component of the Group III-elements and N as a main component of the Group V-elements and a Schottky junction metal layer which is in contact with the semiconductor layer, wherein:

said Schottky junction metal layer comprises a laminated structure wherein a first metal layer is in contact with said semiconductor layer and a second metal layer is in contact with said first metal layer;

said first metal layer comprises any metal material selected from a group comprising $\text{Ni}_{y4}\text{N}_{1-y4}$ (where, $0.5 \leq y4 \leq 0.85$) and $\text{Pd}_{y5}\text{N}_{1-y5}$ (where, $0.5 \leq y5 \leq 0.85$); and

said second metal layer comprises any metal material selected from a group comprising Au, Cu, Al, and Pt.